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SUPPORTING INFORMATION 
 
Calculations of carrier mobilities. Mobilities of all devices were extracted in the linear triode 
regions with VDS=-0.25V. In this region,11 
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is the transconductance and a typical value for our devices is ~1µA/V; L is the 
device length and is 4 µm; Cox is the gate capacitance and is ~5×10-15 F; VDS=0.25 is the 
source/drain bias.  
Extraction of subthreshold swing. Subthreshold swing ( )log GSDS
dVS
d I
=  was extracted at current 
levels below 10-10A, according to literature methods. 2 
 2
Drain current vs. top-gate voltages at different bottom gate potentials. When the top-gate is 
on, bottom gate modulation is limited and the device is dominated by the top gate. 
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Figure S1.  Drain current vs. top-gate voltages at 
different bottom gate potentials. When the top-
gate has been deposited, bottom gate modulation is 
limited and the device is dominated by the top gate.  
VBG is the applied back-gate voltage.  
